FPGA Acceleration of the Horn and Schunck Hierarchical algorithm - Circuits Intégrés Numériques et Analogiques Accéder directement au contenu
Communication Dans Un Congrès Année : 2021

FPGA Acceleration of the Horn and Schunck Hierarchical algorithm

Résumé

This work proposes a highly tunable motion estimation architecture. We implement the Horn and Schunck algorithm with the hierarchical extension for larger motion estimations in FPGAs. Different architectures are explored dealing with interpolation, pipeline, parallelism and arithmetic format, in order to fit performance. We show in our exploration, how the different cores of our system should be used to increase the throughput. Our smallest design achieves a 30.8 Mpixel/s in a 1024×1024 resolution and the fastest 507 Mpixel/s which is one of the fastest ever achieved, as far as we know, for FPGAs.
Fichier principal
Vignette du fichier
ISCAS21_OF.pdf (2.48 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03330803 , version 1 (01-09-2021)

Identifiants

Citer

Ilias Bournias, Roselyne Chotin, Lionel Lacassagne. FPGA Acceleration of the Horn and Schunck Hierarchical algorithm. International Symposium on Circuits and Systems (ISCAS), May 2021, Daegu, South Korea. ⟨10.1109/ISCAS51556.2021.9401068⟩. ⟨hal-03330803⟩
86 Consultations
41 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More